Setting a World Record for MoE Pre-Training on NVIDIA GB300 NVL72
Mirrored from NVIDIA Developer Blog for archival readability. Support the source by reading on the original site.
Setting a World Record for MoE Pre-Training on NVIDIA GB300 NVL72
AI-Generated Summary
- NVIDIA GB300 NVL72 achieved a world record of 1,648 TFLOPs per GPU in pre-training DeepSeek-V3 671B, demonstrating a rack-scale, fully co-designed AI infrastructure with fifth-generation NVLink, 1.8 TB/s per-GPU bandwidth, and 130 TB/s non-blocking all-to-all bandwidth.
- Efficient scaling of Mixture of Experts (MoE) architectures is enabled by tightly coupled scale-up and scale-out networking; NVLink provides low-latency, memory-semantic intra-rack communication, while NVIDIA ConnectX-8 SuperNICs and Quantum-X800 InfiniBand or Spectrum-X Ethernet maintain predictable performance across multiple racks.
- Software innovations, including NVIDIA Megatron Core, TorchTitan, and JAX, have delivered 3x-10x performance improvements over previous generations, with per-GPU throughput holding above 97% when scaling from 256 to 1,024 GPUs, showing the effectiveness of NVIDIAs continuous hardware-software co-design and open-source contributions.
AI-generated content may summarize information incompletely. Verify important information. Learn more
Frontier model pre-training has converged on mixture of experts (MoE), which is fundamentally changing what limits large-scale AI training. As compute per token falls, communication increasingly determines how efficiently models scale across thousands of GPUs. NVIDIA GB300 NVL72 set a world record for pre-training DeepSeek-V3 671B at 1,648 TFLOPs per GPU, showing how advances across the entire AI platform—from silicon to networking to software—continue to push training performance forward. Every gain in pre-training efficiency means researchers can train larger models, run more experiments, and reach frontier capability faster on the same NVIDIA infrastructure.
The rapid industry shift toward these MoE architectures is driven by their massive computational efficiency. Unlike dense models, where every token activates every parameter and compute per token rises with the total parameter count, MoE models activate a subset of parameters for each token. For example, DeepSeek-V3 holds 671B parameters but activates only ~37B parameters per token, reaching frontier scale at the per-token cost of a far smaller model.
The tradeoff is communication. Those experts live on other GPUs, so every MoE layer must dispatch each token to its experts and gather the results through an all-to-all communication pattern in both the forward and backward passes. This collective sits in the critical path, making throughput as dependent on communication as on compute. Because it occurs at every layer in every training step, small delays compound until the all-to-all can no longer be hidden behind compute, and adding GPUs no longer increases throughput.
This is why pre-training needs a tightly coupled scale-up domain, where every GPU can communicate with every other GPU over a non-blocking fabric that provides high, uniform bandwidth, low latency, and full bisection bandwidth as the domain grows. Training a model of this size requires more GPUs than a single domain can hold, and many domains must be linked together. This scale-out traffic is lighter and less frequent, but it must still complete within the compute window and remain predictable, so no single slow link governs the step. The challenge is two-tiered, and success is measured in delivered FLOPs, not peak FLOPs.
NVIDIA GB300 NVL72: Built for tightly coupled AI pre-training
A two-tiered communication challenge calls for a system designed around it, not just a faster chip. Compute, scale-up interconnect, scale-out networking, infrastructure processing, and software each carry part of the load. A shortfall in any one caps the whole. GB300 NVL72 addresses these challenges together, a rack-scale system built through extreme co-design, where silicon, interconnect, networking, and software are engineered as one platform rather than assembled from parts.
At its core is NVIDIA NVLink, the scale-up fabric that makes 72 NVIDIA Blackwell Ultra GPUs work as one. Fifth-generation NVLink gives each GPU 1.8 TB/s of bandwidth and 130 TB/s of non-blocking, all-to-all bandwidth across the rack, so every GPU reaches every other in a single hop.
The width is only half of it; the path is the rest. NVLink is memory-semantic: a GPU reads and writes a peer’s HBM directly, as native load and store operations, over a lossless, flow-controlled fabric. The transfer is a hardware memory operation rather than a software send, so nothing in the data path adds latency, and reductions can run inside the switch as the data flows through.
This is what the per-layer traffic demands: the tensor-parallel all-reduce and the MoE all-to-all stay inside the rack, at full bandwidth and low latency. Beyond the rack, the platform scales out over NVIDIA ConnectX-8 SuperNICs at 800 Gbps per GPU, with NVIDIA Quantum-X800 InfiniBand or NVIDIA Spectrum-X Ethernet, to keep the gradient traffic hidden behind the compute.
Co-design extends beyond the training fabric into infrastructure services and software. In production AI factories, NVIDIA BlueField data processing units (DPUs) provide an isolated infrastructure-processing domain for virtual networking, storage access, security, telemetry, and lifecycle management, reducing host CPU overhead for large-scale training jobs.
Training software covers both sides of the ecosystem. NVIDIA Megatron Core is built and tuned for these GPUs. NVIDIA has also actively contributed to open source frameworks to ensure TorchTitan and JAX run at full speed on GB300 NVL72 systems.
Exceptional pre-training performance with Megatron Core
On the DeepSeek-V3 671B model, using 256 GPUs, Megatron Core reaches 1,648 TFLOPs per GPU on GB300 NVL72, compared to 606 TFLOPs per GPU on earlier GB200 NVL72 results, ~3x higher delivered throughput per GPU in a single generation.
NVIDIA continues to optimize its software for better performance from the overall platform. On a pre-training workload the size of DeepSeek-v3 671B, those gains compound. On the same GB300 NVL72 rack-scale system, performance increased 1.5x in six months, driven by software improvements. This shows that raw performance and training throughput continue to improve well after the silicon ships.
Leading pre-training frameworks accelerated by NVIDIA
NVIDIA engineers contribute directly to the open frameworks the AI community relies on, adding optimizations that make them faster on NVIDIA GPUs. Developed collaboratively with the PyTorch and JAX communities, these contributions land continuously and improve performance over time.
TorchTitan is PyTorch’s native training stack, and NVIDIA contributions continuously improve its performance on GB300 NVL72. On DeepSeek-V3 671B, these optimizations compound to deliver approximately 6x higher delivered performance on the same infrastructure.
JAX follows the same arc. Over six months, NVIDIA JAX optimizations have lifted performance improvements by nearly 10x on DeepSeek-V3 671B at 256 GPU scale—all from software optimizations. The latest software version reaches an exceptional performance throughput of 1,025 TFLOPS/GPU, and software optimizations continue to evolve from there.
Scaling DeepSeek-V3 671B pre-training from 256 to 1,024 GPUs, Megatron Core holds 98.5% of its per-GPU performance while TorchTitan and JAX each hold 97%, so nearly all the added infrastructure turns into added system-level tokens per second throughput. That efficiency is the scale-out fabric doing its job efficiently as racks are scaled out with 800 Gb/s per-GPU networking; gradient traffic stays hidden behind compute, ensuring that adding more GPUs strictly increases total system throughput instead of bogging the network down with communication overhead.
Setting a world record
Pre-training DeepSeek-v3 671B with 256 GPUs achieves a world record 1,648 TFLOPs per GPU with GB300 NVL72, enabling the same training job to reach the same performance with a fraction of the hardware compared to the previous generation.
The open frameworks tell the same story. Performance continues to improve on the same platform as the software evolves. These results are not the ceiling—they come from a platform whose hardware, interconnect, and software are designed together and continuously optimized. The record-setting performance of today is only the foundation for even higher performance tomorrow.
Get started training frontier models on NVIDIA AI infrastructure
- Explore rack-scale architecture: Discover the GB300 NVL72.
- Scale your workloads: Get started with Megatron-Core for frontier model training.
- Optimize performance: Read the NVIDIA CuteDSL fusion kernel blog posts to boost performance using CUDA graphs.
Acknowledgements
Setting a world record on the NVIDIA GB300 NVL72 platform by pre-training the DeepSeek-V3 model reflects the work of many exceptional engineers across the company. We would like to acknowledge the contributions of the following individuals (sorted by last name):
Aidyn Aitzhan, Michael Andersch, Jan Bernloehr, Santosh Bhavani, Ben Cashman, Carlo del Mundo, Ashraf Eassa, Fabio Paes Leme Ferriani, Matt Frank, Abhinav Goel, Vivek Goel, Elfie Guo, Eric Harper, Munira Hussain, Tomasz Jakubek, Masaki Kozuki, George Kurian, Himangshu Lahkar, Guihong Li, Kibibi Moseley, Nitin Nitin, Devin O’Kelly, Christian M. Sarofeen, Priya Sethuraman, Tejash Shah, Franciszek Szarwacki, John Tran, Qiyu Wan, and Cliff Woolley.
Tags
About the Authors
Kirthi K. Devleker is a technology marketing leader at NVIDIA, where he drives the launch and positioning of transformative AI platforms and the GPU architectures that power them. He played a pivotal role in bringing NVIDIA’s groundbreaking Grace Blackwell architecture to market, including the Grace Blackwell and Grace Blackwell Ultra platforms—redefining performance, scalability, and efficiency for generative AI at global scale. Kirthi specializes in crafting compelling messages around NVIDIA’s datacenter GPU technologies, highlighting their performance advantages and ROI for enterprise AI adoption. Previously, at MathWorks, he led the global Medical Devices business unit and spearheaded strategic product management initiatives that guided the Signal Processing group’s roadmap towards AI. His leadership accelerated machine learning integration across medical devices, aerospace and defense and automotive sectors. As a recognized industry voice, Kirthi has delivered keynotes and technical talks at international conferences on AI-driven engineering and simulation. He holds a Master of Science in Electrical Engineering from San Jose State University, with a specialization in signal and image processing.
Farshad Ghodsian is a senior technical marketing engineer at NVIDIA, where he focuses on AI training and inference at scale, performance optimization insights, new model releases, and AI engineering enablement. He brings a wealth of experience at the intersection of AI infrastructure, distributed training, GPU-accelerated computing and cloud-native MLOps—translating cutting-edge research into practical insights for developers, enterprise teams and business leaders. Prior to NVIDIA, Farshad held technical roles at leading semiconductor and consulting companies, where he helped build and manage large-scale generative AI and MLOps platforms for top technology customers.
Syed Ahmed is a senior software engineer on the PyTorch Core team at NVIDIA, focused on keeping PyTorch fast and numerically stable on current NVIDIA platforms, and making PyTorch more expressive on future NVIDIA platforms. He holds a Master’s degree in Electrical Engineering from University of Pennsylvania, where he worked on accelerating FPGA compilation, and a Bachelor’s degree in Computer Engineering from Rochester Institute of Technology.
S. Burc Eryilmaz is a senior manager of GPU architecture at NVIDIA. His team focuses on optimizing the end-to-end performance and energy efficiency of AI training both at single-node scale and supercomputer scale through hardware and software innovations. He received his PhD from Stanford University, and BS from Bilkent University.
Comments
More from NVIDIA Developer Blog
-
Serve Qwen3.8-2.4T-A95B, a 2.4T-Parameter Model, with Configurable Reasoning on NVIDIA GB300 NVL72
Aug 12
-
How to Choose Full-Stack Observability for NVIDIA AI Factories
Aug 12
-
NVIDIA JetPack 7.2.1 Adds Agentic Video Skills and T3000 Emulation
Aug 11
-
NVIDIA Nemotron 3.5 Lightning Delivers Fast, Accurate Specialized Task Execution for Long-Running Agents
Aug 11
Discussion (0)
Sign in to join the discussion. Free account, 30 seconds — email code or GitHub.
Sign in →No comments yet. Sign in and be the first to say something.